JPH03637B2 - - Google Patents

Info

Publication number
JPH03637B2
JPH03637B2 JP59173143A JP17314384A JPH03637B2 JP H03637 B2 JPH03637 B2 JP H03637B2 JP 59173143 A JP59173143 A JP 59173143A JP 17314384 A JP17314384 A JP 17314384A JP H03637 B2 JPH03637 B2 JP H03637B2
Authority
JP
Japan
Prior art keywords
reset
circuit
detection circuit
signal
generates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59173143A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6152683A (ja
Inventor
Katsuhiko Senda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59173143A priority Critical patent/JPS6152683A/ja
Publication of JPS6152683A publication Critical patent/JPS6152683A/ja
Publication of JPH03637B2 publication Critical patent/JPH03637B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)
  • Controls And Circuits For Display Device (AREA)
JP59173143A 1984-08-22 1984-08-22 デイスプレイ制御装置用パワ−オンリセツト回路 Granted JPS6152683A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59173143A JPS6152683A (ja) 1984-08-22 1984-08-22 デイスプレイ制御装置用パワ−オンリセツト回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59173143A JPS6152683A (ja) 1984-08-22 1984-08-22 デイスプレイ制御装置用パワ−オンリセツト回路

Publications (2)

Publication Number Publication Date
JPS6152683A JPS6152683A (ja) 1986-03-15
JPH03637B2 true JPH03637B2 (en]) 1991-01-08

Family

ID=15954907

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59173143A Granted JPS6152683A (ja) 1984-08-22 1984-08-22 デイスプレイ制御装置用パワ−オンリセツト回路

Country Status (1)

Country Link
JP (1) JPS6152683A (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4269582B2 (ja) 2002-05-31 2009-05-27 ソニー株式会社 液晶表示装置およびその制御方法、ならびに携帯端末

Also Published As

Publication number Publication date
JPS6152683A (ja) 1986-03-15

Similar Documents

Publication Publication Date Title
US6363031B2 (en) Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit
JP3023238B2 (ja) パワ−オンリセットシステムおよびこのパワ−オンリセットシステムを具備する半導体記憶装置
US4757214A (en) Pulse generator circuit
JPS6243277B2 (en])
US6040722A (en) Power-on reset circuit with adjustable interval
JPH073751B2 (ja) 電流サージ制御集積回路
JPH03637B2 (en])
JP2001177384A (ja) パルス発生器
JPH0133052B2 (en])
JPS6055916B2 (ja) タイミング回路
JP2964704B2 (ja) クロック停止回路
JPH05143199A (ja) リセツト回路
KR930005643B1 (ko) 일정펄스폭을 갖는 1쇼트회로
JPH03102911A (ja) クロック信号発生回路
JPH04331506A (ja) パルス発生器
JPS5834837B2 (ja) Ｃｒｔ表示装置
JPH0229117A (ja) リセット回路
JPH04183017A (ja) フリップフロップ回路
JP2723741B2 (ja) 半導体集積回路のクロック発生回路
JPH10187500A (ja) ウオッチドッグタイマの周期補正回路
KR900004178Y1 (ko) 마이크로프로세서 자동 리세트회로
KR19980066777A (ko) 타이밍 시퀀스를 이용한 방전회로
JP2580629B2 (ja) メモリ装置
JP2615004B2 (ja) 集積化順次アクセスメモリ回路
JPH0347609B2 (en])